We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 47200

Spartan-6 Integrated Block PCI Express - What is the minimum non-posted TLP buffer space required to throttle non-posted TLPs?


Spartan-6 Integrated Block PCI Express user guide (UG654) mentions that the minimum buffer space required for throttling non-posted TLPs is 3. However, according to the timing diagram and the pseudo-code given, the required number should be only 2.


The statement in the user guide is incorrect. The user application should be able to receive and buffer at least two Non-Posted TLPs before throttling non-posted TLPs by de-asserting trn_np_ok_n.

Revision History:

3/10/2013 - Initial Release

AR# 47200
Date 03/11/2013
Status Active
Type General Article
  • Spartan-6 FPGA Integrated Endpoint Block for PCI Express ( PCIe )
Page Bookmarked