You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
Zynq TRM - Download Sequence Used by FSBL to Program PL Missing Information
What are the steps required to load a bitstream to the PL from the PS from bare-metal code?
The PL configuration process is documented in the Zynq TRM in Chapter 6 under the sub-section "Device Configuration Interface".
Was this Answer Record helpful?