This answer record includes the specific RESET# guidelines that should be followed to ensure that JEDEC requirements (VIL/VIH = 20%/80%/VCCO) are met when using a DDR3L MIG 7 series FPGA design.
NOTE: This answer record is part of the Xilinx MIG Solution Center (Xilinx Answer 34243).
The Xilinx MIG Solution Center is available to address all questions related to MIG.
Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.
The guidelines are as follows:
This information will be added to the 7 Series MIG User Guide (UG586).
The VOH MIN of SSTL135 (VOH min = 0.825V) does not meet the VIH MIN for the RESET# (VIH MIN = 1.08V).
It is recommended to perform a pre and post layout simulation to ensure that the DRAM RESET# VIH MIN is met.
This guidance applies to MIG and PS memory controllers.
The following setup was used to simulate with SSTL135, SSTL15 and LVCMOS15.
The appropriate VIH MIN is met with all drivers with all process corners.
LVCMOS15 was run for completeness, SSTL135 and SSTL15 are recommended for driving the RESET# signal.