UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 47265

LogiCORE IP DisplayPort v3.1 (Vivado 2012.1) - Why does Synthesis fail when the target language is set to VHDL?

Description

Why does Synthesis fail when the target language is set to VHDL?

Solution

This is a known issue caused by Vivado incorrectly generating the VHDL wrapper.

It does not properly tie off all of the optional ports, and this causes a failure in synthesis.

This issue is fixed in Displayport 3.2 in Vivado 2012.2.

Please see (Xilinx Answer 33258) for a detailed list of LogiCORE IP DisplayPort Release Notes and Known Issues.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
33258 LogiCORE IP DisplayPort - Release Notes and Known Issues N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
33258 LogiCORE IP DisplayPort - Release Notes and Known Issues N/A N/A
AR# 47265
Date Created 04/26/2012
Last Updated 08/18/2014
Status Active
Type General Article
IP
  • DisplayPort