UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx - Adaptable. Intelligent.
  2. Support
  3. AR# 4752: M1.5:Trce: Does not produce the custom delay information from input pad through asynchronous CLR/PRE to output of a Flip flop.

AR# 4752

M1.5:Trce: Does not produce the custom delay information from input pad through asynchronous CLR/PRE to output of a Flip flop.

Description

Keyword: asynchronous delay, trce, CLR, PRE

.

General Description: Custom filters in the path filters does not report the timing

from pad to output of flip flop in 9500 family if the path goes through asynchronous

CLR and PRE.

Solution

This issue will be addressed in the next software release.

AR# 4752
Date 01/18/2010
Status Archive
Type General Article
Page Bookmarked