AR# 47523

Description

Solution

This is a known issue with Video Scaler v5.0 that is resolved in Video Scaler v6.00.a but resurfaced in Video Scaler v7.00.a. 

This occurs because the internal timeout on the AXI4-Lite interface is being asserted before the core can return the results of the register read request.

This issue is also addressed in the Video Scaler v5.0 Rev3 patch. 

To obtain the patch, see (Xilinx Answer 45439).

Also, you might see problems if the AXI4-Lite interface is multiple times faster than the Input Video clock.

If this is the case, it is recommended that you add some delay between consecutive reads and writes to the AXI4-Lite Interface.

A delay equal to the period of 1 clock on the Video In clock domain should be sufficient.

Note: The Video Scaler does not support behavioral simulation in EDK Projects.

For more information on how to simulate EDK Projects with Video IP, see (Xilinx Answer 34828).

For a detailed list of LogiCORE IP Video Scaler Release Notes and Known Issues, see (Xilinx Answer 31958).

Linked Answer Records

Master Answer Records

Associated Answer Records