UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 47569

Zynq-7000 AP SoC, Boot - PS-PL AXI Interfaces are Enabled upon Completion of the BootROM

Description

The AXI interfaces between PS and PL are enabled upon completion of the BootROM. Software must assert the AXI interface resets early in the execution of the FSBL. Software must always use proper reset and configuration procedures starting-up the PL AXI interfaces.

Solution

Impact: Trivial. You should never assume that the AXI interfaces are enabled and always use proper procedures when configuring and starting the PL.

Work-around: Restore the SLCR.FPGA_RST_CTRL register to its reset value early in the first stage boot loader.

Configurations Affected: All.

Device Revision(s) Affected: Refer to (Xilinx Answer 47916) - Zynq-7000 AP SoC Silicon Revision Differences

Restore the SLCR.FPGA_RST_CTRL register to its reset value early in the first stage boot loader.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
47916 Zynq-7000 AP SoC Devices - Silicon Revision Differences N/A N/A
AR# 47569
Date Created 05/24/2012
Last Updated 06/05/2013
Status Active
Type Design Advisory
Devices
  • Zynq-7000
  • XA Zynq-7000
  • Zynq-7000Q