We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 47576

Zynq-7000 AP SoC, DDR - Automatic ZQ Calibration Is Not Supported In LPDDR2 Mode


The DDR controller in LPDDR2 mode does not issue automatic long/short calibration commands (ZQCL/ZQCS) during normal operation. Calibration is done during the DDR initialization phase, but temperature and voltage usually change over time and calibration must be performed periodically. Software must issue explicit ZQ calibration commands to maintain peak performance of the DRAM I/O buffers.



Minor. A work-around is supported.


Issue periodic ZQCL/ZQCS commands manually.

Configurations Affected:

Systems that use the PS DDR memory controller in LPDDR2 mode.

Device Revision(s) Affected:

Refer to (Xilinx Answer 47916) - Zynq-7000 Design Advisory Master Answer Record

Impact Details

Temperature and voltage can change during normal operation. Without the calibration command being issued, there will potentially be a shift in the data eye caused by loss of the impedance tolerances due to temp and voltage variation. This could result in data corruption. Xilinx device drivers implement a work-around for this issue.

Work-around Details

The work-around for this is to issue periodic ZQCL/ZQCS commands manually, through software control using the MRW interface to the DRAM. This is available by writing to the APB register, reg_ddrc_mr_data in the DRC.ERRATA ITEM source.

AR# 47576
Date 11/12/2012
Status Active
Type Design Advisory
  • Zynq-7000