We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 47594

Zynq-7000 AP SoC, Boot - During NOR Boot, MIO 1 pin is set to Address bit 25


MIO 1 pin is a multifunction pin. During NOR boot, the pin is configured as address bit 25 and will be driven low when the system boots from the NOR device. MIO 1 pin must not be connected as a chip select to a second SRAM/NOR device or be used in a way to adversely affect other board logic during boot.


Impact:Minor. MIO1 can not directly be used as chip select for the SRAM device.

Work-around:External board logic is needed to disable the SRAM device during boot.

ConfigurationsAffected:Systems that utilize NOR Boot mode and an SRAM device.

Device Revision(s) Affected: Refer to Zynq-7000Device Advisory Master Answer Record

AR# 47594
Date 02/11/2013
Status Active
Type Design Advisory
  • Zynq-7000
Page Bookmarked