We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 47595

Zynq-7000 AP SoC, Boot - Quad-SPI Boot, Image search for dual SS, 8-bit Parallel I/O is performed in 64 KB steps, search range limited to 16 MBs


During Quad-SPI Boot using the dual SS, 8-bit parallelwiring connection, the image search will occur in 64 KB steps instead of 32 KB steps. The search range is limited to 16 MBs instead of 32 MBs (for NOR and dual SS, 8-bit parallel Quad-SPI).


Impact: Minor.

Work-around: Align boot images to 64kB boundaries.

Configurations Affected: Systems that utilize QSPI dual x4 boot.

Device Revision(s) Affected: Refer to theZynq-7000 AP SoC Design Advisory Master Answer Record(Xilinx Answer 47916).

Summary of All Flash Memory
Boot Devices

Search Range Search Boundary
7z020 GES
7z045 GES
7z020 GES
7z045 GES
Quad-SPI (1/2/4-bit single device, 4-bit stacked dual) 16 MBs 16 MBs 32 KB 32 KB
Quad-SPI (8-bit parallel dual device) 16 MBs 32 MBs 64 KB 32 KB
NAND 128 MBs 128 MBs 32 KB 32 KB
NOR 16 MBs 32 MBs 32 KB 32 KB

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
52538 Zynq-7000 AP SoC - Boot and Configuration N/A N/A
AR# 47595
Date 10/22/2012
Status Active
Type Design Advisory
  • Zynq-7000