We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
AR# 47603: AXI Bridge for PCI Express - Converting the BSB Endpoint into a Root Complex
AXI Bridge for PCI Express - Converting the BSB Endpoint into a Root Complex
An endpoint bridge is created when including the PCI Express Bridge in Base System Builder.This answer record helps walk a user through the steps to converting the endpoint bridge into a root port bridge.
Follow these steps to convert the endpoint bridge into a root port bridge:
Ensure the C_INCLUDE_RC parameter is set. In the GUI, this is located in the USER tab under the Common Parameter Setting with the following text, "Select to Configure the Bridge as a Root Complex."
Ensure the ECAM addressable memory space is between 1MB and 128MB.The size chosen will determine the amount of Bus Numbers implemented in the ECAM addressing.Follow the table below to correspond the size of the memory space and the number of Bus Numbers allowed.
This is not necessary, however, it is common for the Root Complex to dynamically change the base address of the C_AXIBAR2PCIEBAR_# parameter. To do this, make sure to set the C_INCLUDE_BAROFFSET_REG parameter. In the GUI this, is located in the same place as C_INCLUDE_RC with the following text, "Enable the Registers for High-Order Address Translation on the Slave Bridge."