UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 47637

2012.1 Vivado Timing - How do I obtain the speed file version?

Description

How do I obtain the speed file version?

Solution

In the header or general information of the following command:

report_timing_summary -delay_type min_max -path_type full_clock_expanded -check_timing_verbose -max_paths 10 -nworst 1 -significant_digits 3 -input_pins -nets -name {timing_1}

results in the Tcl Console:

>report_timing_summary -delay_type min_max -path_type full_clock_expanded -check_timing_verbose -max_paths 10 -nworst 1 -significant_digits 3 -input_pins -nets
INFO: [Timing-91] UpdateTimingParams: Estimated, Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
------------------------------------------------------------------------------------------------
| Report : timing summary
| Design : ffdiv
| Part : Device=7k325t Package=fbg900 Speed=-2 (PREVIEW 1.04 2012-04-11)
| Version : Vivado v2012.1 (64-bit) Build 178133 by xbuild on Tue Apr 17 22:33:16 MDT 2012
| Date : Mon Apr 30 08:19:20 2012
| Command : report_timing_summary -delay_type min_max -path_type full_clock_expanded -check_timing_verbose -max_paths 10 -nworst 1 -significant_digits 3 -input_pins -nets

AR# 47637
Date Created 05/01/2012
Last Updated 12/15/2012
Status Active
Type General Article
Tools
  • Vivado - 2012.1