Version Found: v1.1
Version Resolved and other Known Issues: See (Xilinx Answer 47441)
The TC/VC Map field of the Virtual Channel Resource Control register is incorrectly reset to 8'h01 instead of the PCIe Base Specification 3.0 value of 8'hFF.
This is a known issue to be fixed in a future release of the core.
NOTE: "Version Found" refers to the version the problem was first discovered. The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.
Revision History
05/08/2012 - Initial release
| Answer Number | Answer Title | Version Found | Version Resolved |
|---|---|---|---|
| 47441 | Virtex-7 FPGA Gen3 Integrated Block for PCI Express - Release Notes and Known Issues for All Versions up to Vivado 2012.4 and ISE 14.7 | N/A | N/A |
| AR# 47670 | |
|---|---|
| Date | 05/20/2012 |
| Status | Active |
| Type | Known Issues |
| IP |
|