UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx - Adaptable. Intelligent.
  2. Support
  3. AR# 47672: LogiCORE IP Aurora 64B/66B v7.1 - Steps to update Simplex Rx and Simplex Tx cores to share a single transceiver

AR# 47672

LogiCORE IP Aurora 64B/66B v7.1 - Steps to update Simplex Rx and Simplex Tx cores to share a single transceiver

Description

This answer record provides information on integrating Aurora 64B/66B Simplex Tx and Simplex Rx cores to share a single transceiver in a downloadable PDF to enhance its usability. Answer records are Web-based content that are frequently updated as new information becomes available. Visit this answer record to obtain the latest version of the PDF.

Solution

Please download the AR47672.pdf attachment at the end of this answer record.

This document explains the steps required for integrating Aurora 64B/66B Simplex Tx and Simplex Rx cores to share a single transceiver.

To combine the Simplex Rx and Simplex Tx designs, input/output signals provided to GTX in the Simplex Tx design can be moved to the Simplex Rx design.

This answer record explains the steps required for redirecting the input/output signals of GTX in the Simplex Tx design to the Simplex Rx design.

Revision History
6/25/2012 - Initial Release

Attachments

Associated Attachments

Name File Size File Type
AR47672.pdf 499 KB PDF
AR# 47672
Date 03/02/2013
Status Active
Type General Article
Devices
IP
Page Bookmarked