UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx - Adaptable. Intelligent.
  2. Support
  3. AR# 47679: 14.1 ChipScope Pro ILA - The ILA example design will not pass implementation on an XC7Z045 device

AR# 47679

14.1 ChipScope Pro ILA - The ILA example design will not pass implementation on an XC7Z045 device

Description

This answer record discusses a known issue in 14.1 with the ChipScope ILA core in ISE tools when targeting a Zynq XCZ045 device.

Solution

If you are targeting a XCZ045 Zynq device in 14.1 and using the example design created with the ChipScope ILA core, implementation can fail due to an invalid LOC location for the clock. This is a known issue in 14.1 and is scheduled to be fixed in 14.2.

To work around this issue, edit the UCF file included with the ChipScope ILA example design and change the clk LOC constraint to a valid pin location on the device.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
47769 14.x ChipScope Pro and 2012.x Vivado Debug - Known Issues for the 14.x ChipScope Pro and 2012.x Vivado Debug tools N/A N/A
AR# 47679
Date 07/17/2012
Status Active
Type Known Issues
Devices
  • Zynq-7000
Tools
  • ChipScope Pro - 14.1
IP
  • ChipScope ILA
Page Bookmarked