UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
If you are targeting a XCZ045 Zynq device in 14.1 and using the example design created with the ChipScope ILA core, implementation can fail due to an invalid LOC location for the clock. This is a known issue in 14.1 and is scheduled to be fixed in 14.2.
To work around this issue, edit the UCF file included with the ChipScope ILA example design and change the clk LOC constraint to a valid pin location on the device.
Answer Number | Answer Title | Version Found | Version Resolved |
---|---|---|---|
47769 | 14.x ChipScope Pro and 2012.x Vivado Debug - Known Issues for the 14.x ChipScope Pro and 2012.x Vivado Debug tools | N/A | N/A |
AR# 47679 | |
---|---|
Date | 07/17/2012 |
Status | Active |
Type | Known Issues |
Devices |
|
Tools |
|
IP |
|