We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 4805

FPGA Express - Error: "Cannot Export netlist from Synopsys - For unknown reasons the operation could not be completed."


Keywords: FPGA Express, Synopsys, Foundation, Verilog, VHDL, netlist, export

Urgency: Standard

General Description:
After attempting to synthesize a VHDL project for a considerable duration of time, FPGA Express reports the following error:

"Cannot export netlist from Synopsys - For unknown reason the operation could not be completed."



Check your code to see if it contains identical assignment statements. If this is the case, comment out or delete one of these statements, and you will be able to export the netlist.

This error can also be caused by a lack of memory.


Check the license file. Is it for STD or BAS? Make sure that the user is licensed for Synopsys.
AR# 4805
Date 08/11/2003
Status Archive
Type General Article
Page Bookmarked