We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 4901

A1.5/F1.5 - Synopsys design has multiple loads on net with some loads are not getting driven.


A design from FPGA Compiler version 1997.08 is creating an sxnf with several buses where some of the driver are not getting connected to the loads. There are 54 x4kma:111 WARNINGs (FMAPs being removed) and 54 x4kma:340 WARNINGs (signals being removed) in the cubi_top.mrp report.


This problem was fixed in version 1.5i.

AR# 4901
Date 10/05/2008
Status Archive
Type General Article
Page Bookmarked