UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx - All Programmable
  2. Support
  3. AR# 50170: LogiCORE IP Asynchronous Sample Rate Converter (ASRC) - Why do I see variation or "glitches" on the output when my input is a DC value?

AR# 50170

LogiCORE IP Asynchronous Sample Rate Converter (ASRC) - Why do I see variation or "glitches" on the output when my input is a DC value?

Description

Why do I see variation or "glitches" on the output when my input is a DC value?

Solution

Small variations are considered part the pass-band ripple.

Also,this could possibly be an overflow in the XAPP1014 Asynchronous Sample Rate Converter example designs for Virtex-5 devices.
The overflow problem has been resolved in the Asynchronous Sample Rate Converter v1.0 core.

For a detailed list of LogiCORE IP Asynchronous Sample Rate Converter (ASRC) Release Notes and Known Issues, see (Xilinx Answer 47209).

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
47209 LogiCORE IP Asynchronous Sample Rate Converter (ASRC) - Release Notes and Known Issues N/A N/A
AR# 50170
Date 03/16/2013
Status Active
Type General Article
IP
  • Asynchronous Sample Rate Converter (ASRC)
Page Bookmarked