UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 50321

LogiCORE IP Tri-Mode Ethernet MAC v5.3 - BUFGMUX Instantiation Results in Synthesis Errors if Using VHDL RGMII 1G Example Design

Description

If you are using the Tri-Mode Ethernet MAC v5.3 example design generated in VHDL for a 1G only RGMII interface, errors occur during Synthesis. 

The issue only occurs for this configuration. 

The following errors are seen:

Parsing architecture <PHY_IF> of entity <tri_mode_eth_mac_v5_3_rgmii_v2_0_if>.
ERROR:HDLCompiler:1314 - "C:\designs\coregen\z7\tri_mode_eth_mac_v5_3\example_design\physical\tri_mode_eth_mac_v5_3_rgmii_v2_0_if.vhd" Line 349: Formal port/generic <i> is not declared in <bufgmux>
ERROR:HDLCompiler:854 - "C:\designs\coregen\z7\tri_mode_eth_mac_v5_3\example_design\physical\tri_mode_eth_mac_v5_3_rgmii_v2_0_if.vhd" Line 123: Unit <phy_if> ignored due to previous errors.
VHDL file C:\designs\coregen\z7\tri_mode_eth_mac_v5_3\example_design\physical\tri_mode_eth_mac_v5_3_rgmii_v2_0_if.vhd ignored due to error

Solution

A BUFGMUX is instantiated when a BUFG should be used.

To fix this, change the following in the core_name_rgmii_v2_0_if.vhd file:

bufg_gmii_rx_clk : BUFGMUX
port map (
I => rx_clk0,
O => rx_clk_int
);

To:

bufg_gmii_rx_clk : BUFG
port map (
I => rx_clk0,
O => rx_clk_int
);

AR# 50321
Date Created 06/05/2012
Last Updated 11/06/2014
Status Active
Type General Article
IP
  • Tri-Mode Ethernet MAC