UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 50468

7 Series GTX Minimum Pulse Width on DLYSRESETDONE and PHALIGNDONE for Buffer Bypass Auto Mode

Description

A minimum pulse width of 100 ns is guaranteedfor both of these pulses to assure they can be captured for monitoring purposes.

Solution

In TX/RX Buffer Bypass auto-mode (single lane), youonly need to assert DLYSRESET and wait forthe secondPHALIGNDONE rising edge. The length of these pulses must be known if a sampling scheme is used tomonitorthem.That length is 100 ns.The PHALIGNDONE is also guaranteed to be deasserted for 100 ns before the second rising edge.
AR# 50468
Date Created 06/18/2012
Last Updated 02/14/2013
Status Active
Type General Article
Devices
  • Kintex-7
  • Virtex-7
  • Artix-7