UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Page Bookmarked
  1. Xilinx - All Programmable
  2. Support
  3. AR# 50564: 14.x TRCE/Timing Analyzer - A reset path from a Flip-Flop to the MCB "SYSRST" pin is not covered in timing analysis

AR# 50564

14.x TRCE/Timing Analyzer - A reset path from a Flip-Flop to the MCB "SYSRST" pin is not covered in timing analysis

Description

We are using Spartan-6 MCB in our design. The timing analysis does not analyze from a flip-flop to the MCB "sysrst" pin in a period specification.

Is this a known issue?

Solution

This is a known issue and is currently under investigation. This is scheduled to be fixed in the future release of software.

The workaround is to place the sysrst driver (flip-flop) near the MCB, to insure the routing is very small.

AR# 50564
Date 11/12/2012
Status Active
Type General Article
Devices
  • Spartan-6
Tools
  • ISE Design Suite - 14.1
  • ISE Design Suite - 13
  • ISE Design Suite - 12