UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx - Adaptable. Intelligent.
  2. Support
  3. AR# 50564: 14.x TRCE/Timing Analyzer - A reset path from a Flip-Flop to the MCB "SYSRST" pin is not covered in timing analysis

AR# 50564

14.x TRCE/Timing Analyzer - A reset path from a Flip-Flop to the MCB "SYSRST" pin is not covered in timing analysis

Description

We are using Spartan-6 MCB in our design.

The timing analysis does not analyze from a flip-flop to the MCB "sysrst" pin in a period specification.

How can I ensure the timing to the MCB "sysrst" pin is met?

Solution

The work-around in this case is to place the sysrst driver (flip-flop) near the MCB, to ensure that the routing is very small.

AR# 50564
Date 11/02/2017
Status Archive
Type General Article
Tools
  • ISE Design Suite
Page Bookmarked