For Verilog Design:
1. Open the ISIM Properties window by Right Clicking on "Simulate Behavioral Model".
2. Use the switch -timescale and set the resolution accordingly in Other Compiler Options. For example "-timescale 1ps/1fs"
Syntax:
For VHDL Design:
1. Open the ISIM Properties window by Right Clicking on Simulate Behavioral Model.
-timeprecision_vhdl<time_precision>
This specifies the time precision (unit of accuracy) for all VHDL design units.
The time_precision is entered as a number (1|10|100|...) followed by the unit (fs|ps|ns|us|ms|s).
AR# 50577 | |
---|---|
Date | 07/28/2014 |
Status | Active |
Type | General Article |
Devices | |
Tools |