AR# 50676

MIG v3.91 Virtex-6 DDR3/DDR2 - Design fails when "Add I/O Buffers" option is used in XST

Description

The MIG Virtex-6 DDR3/DDR2 design explicitly instantiates I/O primitives into the HDL except for all of the address and control pins in the phy_control_io module.

Because the I/O Buffers are not instantiated for all of the signals, the IOSTANDARDS defined in the UCF are not binding properly to the port.

Solution

These failures only occur when the XST option "-iobuf" (Add I/O Buffers) is used.

This issue has been fixed with the 14.2 release for both the Verilog and VHDL designs. 

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
50642 MIG Virtex-6 and Spartan-6 v3.92 - Release Notes and Known Issues for ISE Design Suite 14.3 N/A N/A
AR# 50676
Date 08/18/2014
Status Active
Type Known Issues
Devices
IP