We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 50746

MIG 7 Series DDR3 - Incorrect CL generated for all Micron -107 speed grade devices


Version Found: 1.5
Version Resolved: 1.6

When generating a MIG 7 series DDR3 design targeted to a Micron -107 speed grade part (for example MT41J128M16XX-107G), the CAS Latency (CL) is incorrectly set to 12. 

As per the Micron datasheet, CL should be set to 13.


This is an error in MIG 7 series. 

As per JEDEC, CAS Latency of 12 is valid. 

However, the Micron datasheets for -107 speed grade parts indicate that CL of 12 is reserved.

Starting with MIG 7 series v1.6, the CL is correctly set to 13 for these parts.

AR# 50746
Date 08/13/2014
Status Active
Type Known Issues
  • Artix-7
  • Kintex-7
  • Virtex-7
  • MIG 7 Series
Page Bookmarked