We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
Both of these techniques work (with AutoESL / Vivado HLS 2012.1) and get the expected port mapping, i.e. 5x 1000 element RAM ports for 'consflux' and a single 1000 element RAM port for 'dtvol' (the other members from the example are unused so do not appear as ports).
Was this Answer Record helpful?