UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Page Bookmarked
  1. Xilinx - All Programmable
  2. Support
  3. AR# 50861: LogiCORE IP Ten Gigabit Ethernet PCS/PMA (10GBASE-R) v2.4 - ISE - Occasional timing errors seen when targeting 7 Series Devices

AR# 50861

LogiCORE IP Ten Gigabit Ethernet PCS/PMA (10GBASE-R) v2.4 - ISE - Occasional timing errors seen when targeting 7 Series Devices

Description

I am targeting a Virtex-7 or Kintex-7 device with the LogiCORE IP Ten Gigabit Ethernet PCS/PMA (10GBASE-R/10GBASE-KR) v2.4 Core.

Timing errors that result in the design not meeting timing occur in TRCE.

Solution

To work around this problem, re-run MAP with the option '-t <n>' where n > 1 (use a cost table other than the default of 1).

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
47698 LogiCORE IP Ten Gigabit Ethernet PCS/PMA (10GBASE-R/10GBASE-KR) - Release Notes and Known Issues for Versions 2.x N/A N/A
AR# 50861
Date 09/15/2014
Status Active
Type General Article
IP
  • 10 Gigabit Ethernet PCS-PMA with FEC/Auto-Negotiation for backplanes (10GBASE-KR)
  • Ten Gigabit Ethernet PCS/PMA