UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx - Adaptable. Intelligent.
  2. Support
  3. AR# 50867: 14.1 Zynq-7000 Silicon Rev 1.0 - I cannot program the QSPI flash in legacy mode when I boot in JTAG mode

AR# 50867

14.1 Zynq-7000 Silicon Rev 1.0 - I cannot program the QSPI flash in legacy mode when I boot in JTAG mode

Description

In Zynq revision 1.0 silicon, I am attempting to program (erase/write/read) the QSPI in legacy mode, booting in JTAG mode, but my code hangs.

Solution

MIO[5] is connected to the HOLD signal when the QSPI flash is in legacy mode.

To ensure that the HOLD signal is not held Low (causing the QSPI flash to halt the data transfer), enable the internal pull-up on MIO[5].

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
52512 Xilinx Zynq-7000 SoC Solution Center N/A N/A
AR# 50867
Date 05/17/2018
Status Active
Type Known Issues
Devices
  • Zynq-7000
Tools
  • EDK - 14.1
Boards & Kits
  • Zynq-7000 SoC ZC702 Evaluation Kit
Page Bookmarked