You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
1.5i PAR - Some Virtex designs get poor Place and Route results due to premature exit from placer.
The Virtex placer may exit prematurely on designs with very high fan-out nets.
Was this Answer Record helpful?