UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 51066

PlanAhead - Importing an ISE project with IP cores results in a re-declaration error

Description

I have imported my ISE project into PlanAhead, but when I run Synthesis, there is a module re-declaration error for one of the IP cores in the design.

For Example:

[HDLCompiler 687] Illegal redeclaration of module <RAM_core>. ["//EDA/project_1/project_1.srcs/sources_1/ip/RAM_core/RAM_core_synth.v":47]

Solution

This issue might be due to having both a <core_name>_synth.v and a <core_name>.v in the synthesis folder of the core.

To resolve the issue, follow the steps below:

  1. Right click on the IP core and select Reset
  2. Right Click on the IP core again and select Generate, then Select the Synthesis box for generation.
AR# 51066
Date 06/18/2018
Status Active
Type General Article
Tools
  • PlanAhead
Page Bookmarked