UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Page Bookmarked
  1. Xilinx - All Programmable
  2. Support
  3. AR# 51088: Vivado Synthesis - For True Dual Port RAM coding styles, does the Vivado Synthesis tool generate RAMs when both ports are specified in the same always/process block?

AR# 51088

Vivado Synthesis - For True Dual Port RAM coding styles, does the Vivado Synthesis tool generate RAMs when both ports are specified in the same always/process block?

Description

For a True Dual Port RAM, Vivado Synthesis tool does not result in creation of RAMs when both ports are specified in the same always/process block.

Solution

Currently, there is no specified date to resolve this issue.

As part of the work-around, Xilinx recommends that you put writes and reads for the two different ports in separate always/process blocks.

This answer record will be updated when a permanent resolution is available.

AR# 51088
Date 04/03/2013
Status Active
Type General Article
Tools
  • Vivado Design Suite