UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 51095

System Generator implementation options Area, Speed, and Power for ROM and RAM blocks map to Block Memory Generator Algorithm options

Description

In the System Generator ROM, Dual Port RAM, and Single Port RAM blocks, there is an Implementation tab which contains three optimize options: Area, Speed, and Power. What do these correspond to in the Block Memory Generator CORE Generator options?

Solution

These correllate to the Algorithm options in the Block Memory Generator CORE Generator interface (i.e., Minimum Area, Low Power and Fixed Primitives).

In the XCO files produced from System Generator during generation, (.cgxco files).

  • Area implementation option chosen results in the following line in the CGXCO file:
    CSET algorithm = Minimum_Area
  • Speed implementation option chosen results in the following line in the CGXCO file:
    CSET algorithm = Fixed_Primitives
  • Power implementation option chosen results in the following line in the CGXCO file:
    CSET algorithm = Low_Power
AR# 51095
Date Created 08/02/2012
Last Updated 11/28/2012
Status Active
Type General Article
Tools
  • System Generator for DSP