UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 51116

14.x ISE SysGen - CORDIC SinCos block differs between simulink simulation and hardware

Description

When running a design that previously worked in older versions of the tools, the CORDIC SinCos block now gives incorrect outputs in hardware (though it works in simulation).

Why is this happening?

Solution

This is a known issue is ISE Sysgen 14.x.

Potential workarounds:

  • Use the DDS Compiler block, as it has the same functionality (or even the CORDIC block)
  • Because the CORDIC SinCos block is part of the reference block set, you can right click it and select 'Look Under Mask' to view the source and make any changes required.
  • Use Verilog as the target language instead of VHDL. This will resolve the issue.

AR# 51116
Date Created 08/02/2012
Last Updated 02/18/2015
Status Active
Type General Article
Tools
  • System Generator for DSP
IP
  • CORDIC