UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 51121

Zynq-7000 SoC, USB - Adding a dTD to a Primed Endpoint might not get Recognized

Description

The add dTD tripwire semaphore, usb.USBCMD [ATDTW] bit, can cause the controller to ignore a dTD that is added to a primed endpoint.

Solution

After the dTD tripwire semaphore is added, the endpoint can remain unprimed even though the software reads the tripwire bit = 1 and the status bit = 1.
 
Impact:
Major.
Work-around:
No work-around.
Configurations Affected:
Systems that use the USB controller.
Device Revision(s) Affected:Refer to (Xilinx Answer 47916) Zynq-7000 Device Advisory Master Answer Record

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
47916 Zynq-7000 SoC Devices - Silicon Revision Differences N/A N/A
AR# 51121
Date 06/14/2018
Status Active
Type Design Advisory
Devices
  • Zynq-7000
Page Bookmarked