UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Page Bookmarked
  1. Xilinx - All Programmable
  2. Support
  3. AR# 51122: Zynq-7000 AP SoC, APU - Strongly Ordered Write followed by LDREX might Deadlock Processor

AR# 51122

Zynq-7000 AP SoC, APU - Strongly Ordered Write followed by LDREX might Deadlock Processor

Description

A write to aStrongly Ordered memory region, followed by a condition-failed LDREX instruction, might deadlock the processor

Solution

A Cortex-A9 processor might deadlock when the execution of a write to a Strongly Ordered memory region is followed by the execution of a conditional LDREX instruction that fails its condition code check.


These are the required but not sufficient conditions for the problem to occur, as it is also dependent on specific timing conditions within the Cortex-A9 that are not directly controllable by software.

Impact:
Minor.Use the software workaround.
Work-around:
Add a DMB or DSB instruction between the write to the Strongly Ordered memory region and the conditional LDREX.
Configurations Affected:
Systems that use the LDREX instruction.
Device Revision(s) Affected: All, no plan to fix. Refer to (Xilinx Answer 47916) - Zynq-7000 Design Advisory Master Answer Record.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
47916 Zynq-7000 AP SoC Devices - Silicon Revision Differences N/A N/A
AR# 51122
Date 01/10/2013
Status Active
Type Design Advisory
Devices
  • Zynq-7000