General Description: An "Abort at 59" error is reported when I code parallel logic.
Solution
One cause of the Synopsys internal error "Abort at 59" has been code such as:
U1: BUFG port map (I => clk, O => clk_out); clk_out <= clk;
This code will cause problems because of the multiple drivers for clk_out, but FPGA Express does not report a valid error message. This has been seen with versions of FPGA Express up to and including 3.4.
To work around this problem, remove one of the assignments and re-synthesize.
Was this Answer Record helpful?
AR# 5114
Date
08/11/2003
Status
Archive
Type
General Article
By using this website, I accept the use of cookies.
Learn more