AR# 51178


Xilinx MIG 7 Series Design Assistant - Simulating a MIG DDR3 example design using VCS


MIG 7 Series does not support VCS simulations and only supports ISE Simulation, Vivado Simulator, and ModelSim prior to MIG v2.0 Rev1.

This answer record was created to help users who need to simulate using VCS and includes the steps and a simulation script to do so. For MIG v2.0 Rev1 users, see (Xilinx Answer 58057).

MIG VCS simulations are not supported and have not been fully tested by Xilinx, but this script has been validated using the following versions of software and IP:

OS: RHEL 5.6
ISE: 14.2
VCS: F-2011.12
MIG: MIG 7 Series v1.6 DDR3

Note: This article is part of the Xilinx MIG Solution Center (Xilinx Answer 51313). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.


Steps for simulating a MIG 7 Series example design in VCS F-2011.12 using the script provided:

1. Create a CORE Generator project or Vivado project. Select Verilog as the preferred design language.

2. Select, configure, and generate a MIG 7 Series DDR3 design. The scripts included with this answer record expect the core name to be mig_7series_v1_6_vcs.

Note: If the core name is changed, then files_rev.f contained in attached, line 5, must be updated with the matching IP name.

3. Open a new terminal and source the Xilinx environment ( or

4. In the terminal, browse to the MIG simulation directory (ex. cd /<your_design_name>/example_design/sim/).

5. Download the attachment and unzip the contents to the "sim" directory.

6. In the terminal, type A VCS GUI should appear as below:

7. In the DVE console, type source session.inter.vpd.tcl as shown above. VCS will run for some time and then another window will open containing the waveforms.

Steps for viewing additional waveforms:

1. Select the level of hierarchy containing the desired signals.

2. Type in the name of the signal. Wildcards (*) are supported.

3. Right-click the signal and add it to existing group, or create a New Group and add it there.

4. Restart the simulation by typing restart in the DVE console and type run X ns, where is X is the length of time you wish to run the simulation.


Associated Attachments

Name File Size File Type 6 KB ZIP

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
51671 Xilinx MIG 7 Series Solution Center Design Assistant - Simulator Support N/A N/A

Child Answer Records

Answer Number Answer Title Version Found Version Resolved
58057 MIG 7 Series - IES and VCS Simulator Support N/A N/A
AR# 51178
Date 10/25/2013
Status Active
Type Solution Center
People Also Viewed