UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 51204

MIG 7 Series DDR2/DDR3 - PHY Only Design Guide

Description

This answer record provides a downloadable MIG 7 Series DDR2/DDR3 PHY Only Design Guide in PDF format to enhance its usability. Answer Records are Web-based content that are frequently updated as new information becomes available. Visit this answer record to obtain the latest version of the PDF.

NOTE: This answer record is a part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.

Solution

Please download the MIG 7 Series DDR2/DDR3 PHY Only Design Guide (PDF) attached to the end of this solution.

The MIG 7 Series DDR3/DDR2 LogiCORE IP is provided as a full memory interface design with physical layer (PHY), highly efficient memory controller, and user interface blocks. All blocks are provided as HDL source code. Generally, the full 7 Series MIG DDR3/DDR3 design meets or exceeds customer memory design requirements. However, some applications may benefit from a custom controller that is designed specifically for the target access pattern. In these cases, Xilinx supports using the PHY only portion of the MIG 7 Series IP to interface to the custom controller. This answer record provides the necessary information to interface a custom controller to the MIG 7 Series PHY design.

Revision History:
02/05/2014 - Updated PDF attachment
02/12/2013 - Updated PDF attachment
11/12/2012 - Updated PDF attachment
09/11/2012 - Initial release

Attachments

Associated Attachments

Linked Answer Records

Master Answer Records

AR# 51204
Date Created 09/11/2012
Last Updated 02/06/2014
Status Active
Type General Article
IP
  • MIG 7 Series