You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
7 Series Integrated Block Wrapper for PCI Express v1.6 (Vivado 2012.2) - Does not link train with XCV72000T devices
Version Found: v1.4
If implementing the 7 series Integrated Block Wrapper for PCI Express v1.6 core on XC7V2000T devices, the link does not come up.
Version Resolved and other Known Issues: See (Xilinx Answer 40469)
The default value for PCIE_USE_MODE parameter in the generated core wrapper is "3.0."
To resolve the link training issue, change this parameter value to "1.0."
08/15/2012 - Initial release
Note: "Version Found" refers to the version the problem was first discovered. The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.
Was this Answer Record helpful?
Linked Answer Records
Master Answer Records
- 7 Series Integrated Block for PCI Express (PCIe)