AR# 51580


Design Advisory for 14.1/14.2 Timing Analysis 7 Series - Clock Arrival Times are Incorrect for Block RAM (BRAM) or FIFO Components for PERIOD constraint analysis


When I analyze the timing paths to or from the block RAM or FIFO, the clock arrival time for either the source or destination clock is incorrect and makes the requirement extra small for the PERIOD constraint analysis. I should have a full cycle for these paths.

When is this going to be fixed?


This issue is going to be resolved in ISE Design Suite 14.3, but you must re-run implementation from NGDBuild.

The work-around is to use a FROM:TO constraint for paths going to and from the block RAM (BRAM).

A tactical patch for ISE Design Suite 14.2 is available; see the ZIP file at the end of this answer record.


Associated Attachments

Name File Size File Type 10 KB ZIP

Linked Answer Records

Master Answer Records

AR# 51580
Date 03/02/2013
Status Active
Type Design Advisory
People Also Viewed