We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
AR# 51667: Xilinx MIG 7 Series Solution Center - Design Assistant - Simulation Debug
Xilinx MIG 7 Series Solution Center - Design Assistant - Simulation Debug
This section of the MIG 7 Series Design Assistant focuses on Simulation Debug for MIG 7 Series designs. Please select from the options below to find information related to your specific question.
Note: This article is part of the Xilinx MIGSolution Center (Xilinx Answer 51313). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIGor troubleshooting a problem, use the MIGSolution Center to guide you to the right information.
The illustration below shows the debug flow for MIG 7 Series designs.
Forsimulation debug steps for debugging calibration failures of MIG 7 Series designs, please refer to (Xilinx Answer 43879) Hardware Debug Guide.
For simulation debug steps for debugging proper write and read commands, please refer to the "Interfacing with the Core" -> "AXI4 Slave Interface","User Interface","Native Interface", and the"Physical Layer Interface"sections of UG586.
For steps on setting up and simulating the example design, please refer to the "Getting Started with the CORE Generator Tool" -> "Modifying the Example Design" -> "Setting Up for Simulation" section of UG586.