We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 51778

Zynq-7000 - How should the PS DDR3 CKE signal be terminated?


How should the PS DDR3 CKE signal be terminated?


For DDR3, CKE should be pulled to VTT via a 40 Ohm resistor, not pulled to GND via 4.7 KOhm as is used in DDR2. 

This provides termination for CKE for self-refresh operations.

The Zynq-7000 SoC PCB Design and Pin Planning Guide (UG933) has been updated with this information.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
52540 Zynq-7000 SoC - Frequently Asked Questions N/A N/A
AR# 51778
Date 05/17/2018
Status Active
Type General Article
  • Zynq-7000
Boards & Kits
  • Zynq-7000 SoC ZC702 Evaluation Kit
Page Bookmarked