2. Support
  3. AR# 5199: Mentor: Can I bring a non Mentor design into Quicksim II for a Board Level Timing Simulation?
  4. AR# 51993: Xilinx 7 Series FPGA Solution Center - Top Issues

AR# 51993

Xilinx 7 Series FPGA Solution Center - Top Issues

Description

The following answer records cover current known issues related to 7 series FPGAs.

NOTE: This answer record is part of the Xilinx 7 Series FPGA Solution Center (Xilinx Answer 46370). The Xilinx 7 Series FPGA Solution Center is available to address all questions related to the 7 series FPGAs.

Solution

(Xilinx Answer 40905) - Click here to view 7 Series FPGA answer records related to common questions or known issues
(Xilinx Answer 43347) - Click here to view the Kintex-7 Initial Engineering Samples Known Issues Master Answer Record
(Xilinx Answer 45696) - Click here to view the Kintex-7 General Engineering Samples Known Issues Master Answer Record
(Xilinx Answer 43423) - Click here to view the Virtex-7 Initial Engineering Samples Known Issues Master Answer Record
(Xilinx Answer 46345) - Click here to view the Virtex-7 485T General Engineering Samples Known Issues Master Answer record

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
46370 Xilinx 7 Series FPGA Solution Center N/A N/A

Child Answer Records

Answer Number Answer Title Version Found Version Resolved
40905 7 Series - ISE 13.x Software Known Issues related to the 7 Series FPGAs N/A N/A
43347 Kintex-7 FPGA Initial Engineering Sample (ES) - Known Issues Master Answer Record N/A N/A
45696 Kintex-7 - General Engineering Sample (ES) Known Issues Master Answer Record N/A N/A
43423 Virtex-7 Initial ES Known Issues Master Answer Record N/A N/A
46345 Virtex-7 485T General ES - Known Issues Master Answer Record N/A N/A
AR# 51993
Date 09/25/2012
Status Active
Type Solution Center
Devices