UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 5201

1.5i Map - Virtex mapper fails to pack 2 FMAPs and 2 MUXCY_Ls into one slice.

Description

FATAL_ERROR:xvkma:xvkmapper.c:1691:1.112 - Cannot satisfy
LOC/RLOC constraint on comp H29/$I82/$1I55

The errors appear to be due to map trying to suck extra logic in
at the mux inputs. This prevents map from being able to use the
same configuration for both the CY0G and CY0F muxes. The slice can
not support these two muxes in different configurations.

Solution

Keep properties on the MUXCY_L inputs prevent the mapper from
trying to merge too much logic into the slice:

NET "H29/&__A__26" KEEP ;

If GND nets are involved, use a buffer between GND and the MUX
input if possible with a KEEP property on the output net of the
buffer.

This error is being investigated for a possible bug fix.
AR# 5201
Date Created 12/11/1998
Last Updated 04/19/2000
Status Archive
Type General Article