UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 52176

MIG 7 Series DDR3 - 48-bit design unable to fit into two HP banks

Description

Version Found: MIG 7 Series v1.6
Version Resolved: See (Xilinx Answer 45195)

When targeting a 48-bit DDR3 interface, it is possible to fit this into two HP banks. However, when targeting the xc7k70t, the MIG 7 Series Bank Selection page prevents the interface from being placed into two HP banks while retargeting to a larger part allows this configuration.

Solution

To work around this issue, generate a MIG 7 Series design targeting the larger device with the same package type, then generate a MIG 7 series design targeting the xc7k70t using Fixed Pin Out mode in the interface, and import the UCF pinout from the larger device.

Revision History
10/16/2012 - Initial release

AR# 52176
Date Created 10/03/2012
Last Updated 09/03/2013
Status Active
Type Known Issues
Devices
  • Kintex-7
IP
  • MIG 7 Series