UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 52177

MIG Virtex-6 v3.92 DDR3 - Example design might fail timing when using the VHDL generated design

Description

Version Found: MIG Virtex-6 and Spartan-6 v3.92
Version Resolved: Not Resolved

The MIG Virtex-6 v3.92 DDR3 VHDL example design might fail timing on the following constraint:

 Timing constraint: TS_c1_u_infrastructure_clk_pll = PERIOD TIMEGRP 
 "c1_u_infrastructure_clk_pll"         TS_sys_clk_f0 / 0.5 HIGH 50%;
 For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 64717 paths analyzed, 22311 endpoints analyzed, 112 failing endpoints
 112 timing errors detected. (112 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.336ns.

Solution

Please use the Verilog generated design as a work-around as this issue only affects MIG Virtex-6 FPGA DDR3 VHDL designs.

Revision History
10/16/2012 - Initial release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
50642 MIG Virtex-6 and Spartan-6 v3.92 - Release Notes and Known Issues for ISE Design Suite 14.3 N/A N/A
AR# 52177
Date Created 10/03/2012
Last Updated 08/29/2014
Status Active
Type Known Issues
Devices
  • Virtex-6
IP
  • MIG