UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 52187

Vivado - Is there a way to create a dummy (logic stripped) version of my design to submit for testing?

Description

I want to submit my Vivado design project to Xilinx for testing or to reproduce an issue I have seen. However, I would rather not provide the full design as is, due to proprietary concerns.

Is there a way to create a version of my design that has the logic stripped out?

Solution

You can use the logic_function_stripped option when writing out either a checkpoint or EDIF file. All logic equations should be turned to XORs and all RAMs will have their contents zero out.

write_edif -logic_function_stripped
write_checkpoint -logic_function_stripped
write_verilog -logic_function_stripped

AR# 52187
Date Created 10/19/2012
Last Updated 10/19/2012
Status Active
Type General Article
Tools
  • Vivado