UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Page Bookmarked
  1. Xilinx - All Programmable
  2. Support
  3. AR# 52242: PlanAhead - report_drc incorrectly reports GTL I/O incompatibility in Virtex-5 FPGA

AR# 52242

PlanAhead - report_drc incorrectly reports GTL I/O incompatibility in Virtex-5 FPGA

Description

Report_drc displays the following incorrect DRC error:

Bank I/O Bank: 3 (Dedicated) has incompatible IO(s) because: The GTL I/O standard is not supported for bankType Dedicated. Move the following ports or change their properties: GMII_RXD_0[0], GMII_RXD_0[1], GMII_RXD_0[2], GMII_RXD_0[3], GMII_RXD_0[4], GMII_RXD_0[5], GMII_RXD_0[6], GMII_RXD_0[7

Solution

There are no plans to correct this issue. The false message can be ignored.
AR# 52242
Date 11/08/2013
Status Archive
Type Known Issues
Devices
  • Virtex-5
Tools
  • PlanAhead - 14