We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 52336

Zynq-7000 SoC - What do I do with an unused MIO_VREF pin?


The MIO interface being used by the Zynq design does not require VREF. 

Can I use this as a general I/O like in SelectIO?  How should I connect it?


The VREF pin is dedicated and cannot be used as general I/O.  If unneeded, it should be left floating.

This has been added to the latest version of User Guide 933, Zynq-7000 PCB Design and Pin Planning Guide.

AR# 52336
Date 05/17/2018
Status Active
Type General Article
  • Zynq-7000
Page Bookmarked