You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
10-Gigabit Ethernet MAC v11.4 - Artix-7 Devices - Vivado 2012.3 - opt_design -remap option may be needed to avoid timing errors
When using the 10-Gigabit Ethernet MAC v11.4 core targeting an Artix-7 Device in the Vivado 2012.3 software, marginal timing has been seen.
Timing errors in the example design have been resolved by setting the "-remap" option during the opt_design stage of implementation.
This does not apply if using the ISE software.
Was this Answer Record helpful?
- 10 Gigabit Ethernet Media Access Controller