UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 52645

LogiCORE IP Asynchronous Sample Rate Converter (ASRC) - Does clock jitter affect the ASRC results and can it cause THD glitches?

Description

Does clock jitter affect the ASRC results and can it cause THD glitches?

Solution

THD glitches can be caused by variations/jitter of the clocks, or from other sources, such as problems with the source data or not meeting the clocking requirements documented in the ASRC Product Guide.

First of all, it should be clarified that the clkin and clkout inputs are not clocks in the pure sense, but rather pulses that are sampled internally by mclk. Therefore, there is always some jitter on the precise timing of these that is normally filtered out by the ratio tracking logic of the design. It should also be stated that generally a significant amount of jitter on these clocks can be tolerated. With that said, large variations on these inputs could cause THD degradation in some situations.

The exact edge position of clkin is determined by the AES3 RX used, and which clocks it uses. In the case of the design used for verifying that ASRC on Spartan-6 FPGA, the AES3 RX uses a 144 MHz clock that is the CLKFX output of a DCM with a 33 MHz input clock as a reference. It should be noted that the Xilinx AES3 RX reference design from XAPP1015 does not require a synchronous audio clock. What basically happens is that the asynchronous audio input is sampled (oversampled) by a higher frequency clock. The outputs of the AES3 RX, which are used as inputs to the ASRC, are synchronous with the clock going into the AES3 RX. There will always be jitter of a least one clock period on these signals. The ASRC is designed to accommodate this.

The output audio timing, on the other hand, is generally not based on an oversampled asynchronous signal, but rather on a clock synchronous with the audio output. For example, in the Spartan-6 FPGA verification design, there is a 24.576 MHz generated and an external clock module using the CTXIL601 FMC Daughter card. This clock is used to generate the AES3 TX timing. For the ASRC, this clock is divided down to provide the clk_in for the ASRC. For example, for 48 kHz audio output, the 24.576 MHz clock is divided by 512. Therefore, the clk_in signal should have very low jitter, only what is present on the 24.576 clock.

It should also be noted that the measurements in the ASRC Product Guide were done in the automatic ratio tracking mode. That is, ratio tracking was turned on. These measurements are conducted with jitter intentionally added, and the results were the same. So, as was mentioned before, generally the ASRC can tolerate jitter.

Linked Answer Records

Master Answer Records

AR# 52645
Date 07/11/2018
Status Active
Type General Article
IP
  • Asynchronous Sample Rate Converter (ASRC)
Page Bookmarked